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Designing Power Bus Decoupling 
for CMOS Devices 
S. Radu, R. E. DuBroff, 
T. H. Hubing, T. P. Van Doren 
Electromagnetic Compatibility Laboratory 
Department of Electrical Engineering 
University of Missouri-Rolla, Rolla, MO. 65409 
Abstract: The adequacy of the DC power bus decoupling for 
CMOS devices can be determined if the effective board 
decoupling capacitance, the CMOS loadcapacitance, the CMOS 
power dissipation capacitance, the switching time, and the 
allowable bus noise voltage are known. A simple method is 
presented for estimating the efiective decoupling capacitance. 
The load and power dissipation capacitance values are shown 
analytically and experimentally to be closely related to the 
transient current. The transient current and switching time are 
used to estimate the transient noise voltage on the power bus. 
I. INTRODUCTION 
The decoupling of a printed circuit board (PCB) has become 
more difficult as a result of continously increasing clock 
frequencies and edge rates in high-speed digital systems. 
Ineffective decoupling may lead to excessive power bus noise. 
As a consequence, conducted EM1 and significant common- 
mode radiation can result. The evaluation of the decoupling 
network on a PCB proves to be a key issue from an EMC 
perspective [l], [2]. 
The simultaneous switching of multiple outputs is one of the 
main causes of transient noise voltages on the power bus [?I. 
This noise can be estimated if the effective decoupling 
capacitance and the transient switching current waveshape are 
known. For CMOS devices, the switching current can be related 
to the load capacitance, the power dissipation capacitance, and 
the switching time. In the analysis below, the following 
assumptions have been made: 
0 Only CMOS devices are considered for which a power 
dissipation capacitance CpD is known. 
0 At least one pair of power and ground (return) planes exist on 
the PCB. This assumption is not necessary, but it does simplify 
the calculation of trace and via inductances. 
c3 The masimum frequency is limited to a value beloly which 
power plane transmission line resonances occur. 
0 Only capacitor values smaller than 200 nF are considered. 
The larger "bulk" capacitors are not usually effective above 10 
MHz. 
0 All of the lumped decoupling capacitors are assumed to be 
connected to the power and ground (return) planes, rather than 
directly to the power pins of an integrated circuit package. This 
is not a necessary assumption, but it does simplify the 
estimation of the total effective capacitance. 
Each lumped decoupling capacitor is connected to the power 
planes through a series inductance formed by the solder pads, 
traces, vias, and closest plane (power or ground). A reasonable 
estimate for this inductance can be made by using microstrip 
formulas for the traces and pads over a plane and experimental 
measurements for via inductance. Each lumped capacitor then 
has an impedance magnitude: 
1 - 0 ' L C  c l  
In these expressions Ceff is the effective value of the 
decoupling capacitance and L is the self inductance of the loop 
connecting the capacitorto the planes. The effective decoupling 
capacitance for each lumped capacitor is arbitrarily limited to 
a masimum value of 2C. The total effective capacitance for 
each power bus is the sum ofthe interplane capacitance and the 
effective capacitance of each lumped capacitor. 
From an EMC point of view it is important to know the high 
frequency noise on each DC power bus due to the switching of 
the digital circuits. Ifthe transient current drawn by each IC can 
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be estimated, then the noise voltage can be calculated using the 
simple equation: i(t) = Ceff dv/dt. In order to find the optimum 
value of the total decoupling Ceff, an "allowable" value of dv is 
needed. From a functional point of view this value can be 
determined, but usually it is too large for the radiated or 
conducted EMI. From an EMC point of view the value of an 
acceptable dv cannot be derived without knowing the antenna 
and the coupling path, both very specific to each particular 
design. 
11. ESTIMATING T H E  TRANSIENT CURRENT 
The total current drawn by an IC is the sum of the quiescent 
current, the current associated with the inputs, the internal 
current, and the output currents. The quiescent current is less 
than 150 PA. For data inputs, a typical current is less than 1.5 
mA/input at 3.4V, and for a control input, less than 3 mA/input 
at 3.4V. The design must take into account the particular type of 
the CMOS logic device (MG, HC, FACT, LVC, LVX, ASICs), 
but for high-speed CMOS circuits, the quiescent and input 
current values are an order of magnitude lower than the intemal 
and the output currents, and can be neglected. The internal 
current are mainly the "through" current when both transistors 
in the output stage are active, and the load currents are due to the 
capacitance of the driven circuits. 
For thermal calculations involving CMOS circuits, the data 
books give information about the power dissipation associated 
with the internal currents by giving the value of an equivalent 
"power dissipation capacitance CPD". CpD acts like an increase of 
the load capacitance to account for the supplementary internal 
current. Typical values are in the range of 15 - 40 pF/output. 
Other catalogs give the value of the "dynamic power supply 
current ICCD", with typical values in the range 300 - 800 
pA/MHz/bit. 
i(t) A 
Figure 1. The wave shape of the transient current drawn by 
each IC. in the loaded case. 
From experiments and data found in the literature [3], the 
transient current can be well approximated as a triangular 
shaped waveform associated with each edge of the clock, or 
only with one edge of the clock for flip-flop like circuits. As 
shown in Figure 1, the rising edge was considered linear, and 
the falling edge exponential, to take into account the effect of 
the load. 
For the unloaded case, at each commutation of the output stage 
a transient current will be drawn from the power bus. In the 
absence of load, the HI-LO, and the LO-HI transition will 
draw equal currents. So, I,, = IPt, and At, = At?,, where At, = 
t,, + t,,, and At2 = tr2 + t,. The peak transient current is given by: 
where: IP, [mAI, Vcc [VI, At [nsl, CPD [pFl, IC@) [ W M H Z I .  
If the switching frequency is f,, the spectrum of the transient 
current will have stronger harmonics of Zf,, and the odd 
harmonics o f f ,  will appear mainly as a result of the slight 
differences in amplitude and shape of the current pulses. 
The effect of a capacitive load can be easily taken into account: 
In this case I,, >> I ,? ,  because the load is important only for 
one of the switching edges. Each transient current must be 
calculated using the appropriate switching time and 
capacitance. If CL>>CpD, the asymmetry between I,, and 1,.
will be important. The harmonics of f ,  will have much more 
energy than in the unloaded case, and the odd and even 
harmonics will have almost equal amplitude. 
This approach was experimenrally verified. and the agreement 
between the estimation ofthe peak current based on CpD and the 
measured value is good. 
For ASICs the estimation is more difficult, but typically CMOS 
technology is used. Most ASICs have an intemal "core" and a 
ring of output stages, similar to buffers. The ring of output 
stages run at lower frequencies, but usually switch higher 
currents and may have significant capacitive loads, up to 50 pF. 
Therefore, the necessary decoupling may be estimated based on 
the transient output currents typical for buffers. 
111. THE POWER BUS NOISE 
From Figure I ,  using the same methodology and notations as 
in [6] ,  the aniplitude of each harmonic of the Fourier series for 
the transient current drawn from the power bus is: 
a , = - ‘ _  
n 2  n’ 
- 
n 2  n2 
+ 
- 
where: f, = nf = nf, = n/T, and u, = 2nfn. The following 
notations were used: 
T4d 5 ) m  
/ 
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Figure 2. The schematic diagram and the layout of the 
experimental setup. 
Knowing the spectrum of the transient current, the magnitude 
of each harmonic of the power bus noise V( nf, ), can be 
calculated: 
where: I 5, I = /m 
IV. EXPERIMENTAL MEASUREMENTS 
In order to verify the transient current estimation and the link 
with the generated power bus noise voltage, a series of 
experiments were defined. The experimental setup is presented 
in Figure 2. A two sided 10 mils thick circuit board was used to 
achieve a large interplane capacitance. The dimensions of the 
board were 9 x 12 inches. SMA connectors were used for all of 
the test points. The 2.5 B current sensing resistors were obtained 
by placing four 10 Q surface mounted resistors in parallel. 
All of the SMA connectors were mounted on the ground plane 
side. The DUT and the current sensing resistors were mounted 
on the opposite side ( V,,). The T1 point is the clock input for the 
circuit, T2 is the test point for the voltage across the resistor in 
the ground lead, T3 for the voltage across the resistor in the 
power lead, T4 and T5 for the voltage between power and 
ground planes at two different locations. Several types of CMOS 
devices were used in the experiments, and in Figures 3-6 sample 
results with 74HCT04 (CP,=22pF per inverter) are presented [4]. 
I ................................................................. .............................. I 
Figure 3. Transient current through the GND pin, and bus 
voltage for 74HCT04 (1  input clocked, no load). 
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Figure 4. Transient current through the PWR pin for 
74HCT04 (6 inputs clocked, no load). 
In Figure 3 only one inverter was clocked and the results at the 
test points T2 (voltage across ground lead resistor) and T4 
(voltage between power planes) are presented. Even with 
efforts to keep test fixture parasitics under control, some 
oscillation after the falling edge is still present. However, for 
peak current and switching time estimation, the rising edge is 
enough. The voltage at the test point T2 is directly proportional 
to I, from the figure it results that I,= 18 mA. Using the CPD 
value from the data sheets and the experimentally estimated 
switching time (At.6 ns), the same value for the peak current 
can be obtained. In Figure 4 the same experiment is repeated 
with all six inverters simultaneously switched. The voltage at 
the test point T3 is directly proportional with I,,, ( = I,, ), and 
again the agreement is very good. The measured value for the 
peak current is 1 p 8 0  mA, and the estimation based on C,, is 
1,-82 mA. In Figure 5 the power bus voltage in two different 
locations (T4 and T5) is shown, for the Low - High output 
transition. In this experiment all the six outputs were loaded 
with 47 pF each (surface mounted)? and were switched 
simultaneously. 
Figure 5. Transient bus voltage at two different locations 
for output going High (74HCTO4, 6 inputs clocked, each 
output loaded with C, = 47 pF). 
Figure 6. Transient bus voltage at two different locations 
for output going Low (74HCTO4, 6 inputs clocked, each 
output loaded with Cl, = 47 pF). 
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Figure 7. The frequency spectrum of the a)  current through 
the ground pin T2 (REF 0 dBm, 10 dB/div, 50 MHzJdiv), and 
b) voltage between power planes T5 (REF-20 dBm, 10 dB/div, 
50 MHddiv) , experimentally measured (loaded). 
differences between the experimental and the calculated result, 
the agreement is good. The envelope is almost at the same level 
in both cases. For EM1 problems the highest peaks are the real 
concem, and the calculations presented give a acceptable 
prediction of the peaks. Note that for the unloaded case, Figures 
9 and 10. the dominate harmonics occur at twice the fundamental 
switching. 
In Figures 7 - I O  the switching frequency is 5 MHz. In all these 
figures the frequency range is 500 MHz (0 - 500 MHz), but in 
Figures S and I O  the order of the harmonics is indicated. In all 
graphics, on the horizontal axis, the grid is at 50 MHddiv. On 
the vertical axis the grid is always at I O  dB/div. 
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Figure 8. The frequency spectrum of the a) current through 
the ground pin T2 (REF 0 dBm, 10 dB/div, 50 MHddiv), 
and b) voltage between power planes T5 (REF -20 dBm, 10 
dB/div, 50 MHddiv), calculated (loaded). 
V. SUMMARY AND CONCLUSIONS 
The data presented above show that by using only typical 
switching time and CPD or lccD catalog data for a CMOS IC, 
the waveshape of the transient current dran.n by the circuit can 
be estimated with good accuracy. This infomiation can be used 
to estimate the frequency spectrum of the noise voltage on the 
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Figure 9. The frequency spectrum of the current through the 
ground pin T2 (REF 0 dBm, 10 dB/div, 50 MHddiv), 
experimentally measured (unloaded). calculated (unloaded). 
Figure 10. The frequency spectrum of the current through 
the ground pin T2 (REF 0 dBm, 10 dB/div, 50 MHddiv) 
This research is part ofthe effort to find an optimum solution for 
the "Power Bus Decoupling Algorithm", which is part of the 
"EM1 Expert System" [ 5 ] .  This sotiware tool is under 
development by "The University of Missouri-Rolla EM1 Expert 
System Consortium". 
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